Hy Mate. How can u JTAG it ? desolder BGA processor ? or find jtag pins on panel :S iam stuck now with Digi + II :S i dontknow how continue ? desolder or simple find jtag pinouts ? or wtf ? first i need to connect up with preocessor aftert that use ejtag or jkeys for dump flash after this searching bk&rsa on dump with hex editor :S but mine receiver is only for test now. +extra lol where u got epoxy resin from DPS -.-' pfff
my humax is different inside but the procesor and the flash are the same
and thanks allot for this post, next week i will jtag -it :good:
i will post the results
AW: HowTo BK & RSA von Humax Digi+ IV (III & II) Beta
ciao a tutti,
slyver, anche io ho questo receiver(stesso processore, stessa flash) potresti dirmi come fai a identificare i vari segnali? I pin del processore sono nascosti... Se lo sapevo ti potevo aiutare in qualche modo.
Ma il programmatore di cui si parla nella prima pagina a cosa serve? Con google translator non sono riusito a capire.
Con gli altri receiver si dovevano disaldare i pin usati per il jtag, in questo caso si devono interrompere le piste?
Qualcuno è riuscito a trovare il tesoro che c'è dentro questo decoder??
slyver, anche io ho questo receiver(stesso processore, stessa flash) potresti dirmi come fai a identificare i vari segnali? I pin del processore sono nascosti... Se lo sapevo ti potevo aiutare in qualche modo.
Ma il programmatore di cui si parla nella prima pagina a cosa serve? Con google translator non sono riusito a capire.
Con gli altri receiver si dovevano disaldare i pin usati per il jtag, in questo caso si devono interrompere le piste?
Qualcuno è riuscito a trovare il tesoro che c'è dentro questo decoder??
non e che sono cosi essperto pero se guardi bene le foto del primo post vedrai che gli 2 processori sono uguali e solo che uno e conexant e uno nxu, gli collegamenti sono ugulai.l`unico che manca e c5 non si trova.e non sono riuscito anora a provare interompere gli circuiti perche non ho fatto tutti gli collegamenti,
poi sono un NEWBIE non so tante cose percio lascio gli experti a mettersi in monstra pero mancano:dfingers::dfingers::dfingers::dfingers::dfingers:
Link veralten (gelöscht) it seems that the marked pins is wrong.
I don't know which is the corner from where it starts counting. I think that is the left-up corner on the top view. For me the top is the side where it is written the processor name and bottom is the pins side. There it's my problem.
For example intel p4 top/bottom is like I've just described it.
Looking at the second picture, DJTomcro has considered that the bottom is the written side.
I don't understand if Willem Programmer is necessary or jtag interface is enough?
and I am thinking that the DJTomcro saw this pins on the left side but look below on the same side (eg. H25 H26) and you see that some pins aren't on the same side on the picture
and I am thinking that the DJTomcro saw this pins on the left side but look below on the same side (eg. H25 H26) and you see that some pins aren't on the same side on the picture
good luck but it seems impossibile to jtag it: b5(TDO), c5(TDI) are blind and a4(TCK), a5(TMS), c6(TRST) probably are linked to the ground. So is Jtag protected.
If someone have any idea is welcome. I'm asking how did polish man do his "work".
Disolding flash is more difficult because is smaller...any suggestins?
AW: HowTo BK & RSA von Humax Digi+ IV (III & II) Beta
C6 TRST# Test Reset / Mode Enable. Initializes the JTAG
tap controllers. This pin should be driven by
the external power on reset controller circuit
when the chip is connected to an external
JTAG interface device.
Designs not using the JTAG interface may tie
this pin directly to ground.
pd_pio_r I
A5 TMS JTAG test mode select for the JTAG tap
controllers. Transitions on this pin drive the
JTAG state machine through its sequences.
This pin should be pulled high with a 10kohm
resistor when connected to an external JTAG
interface device.
Designs not using the JTAG interface may
float this pin and rely on the internal pullup or
tie the pin directly to the VDDIO supply rail.
pd_pio_r I
B5 TDO JTAG test data output.
Designs not using the JTAG interface must
leave this pin floating.
Do not attach external pullup or pulldown
resistors to this pin.
pd_pio_m O
C5 TDI JTAG test data input. Loads instructions into
the TAP controller or loads test vector data
for boundary-scan operation. This pin should
be pulled high with a 10kohm resistor when
connected to an external JTAG interface
device.
Designs not using the JTAG interface may
float this pin and rely on the internal pullup or
tie the pin directly to the VDDIO supply rail.
pd_pio_r I
A4 TCK JTAG test clock. Used to synchronize all
JTAG test structures. Pin should be pulled
low with a 10kohm resistor when connected
to an external JTAG interface device.
Designs not using the JTAG interface may tie
this pin directly to ground.
pd_pio I
AD9 CHIP_TEST# CHIP_TEST# pin used for automated testing
purposes only. Customer designs should
leave this pin floating.
pd_pio_r I